Netgen

A tool for comparing netlists, a process known as LVS, which stands for "Layout vs. Schematic". This is an important step in the integrated circuit design flow,i ensuring that the geometry that has been laid out matches the expected circuit

homepage: http://opencircuitdesign.com/netgen/

version	toolchain
1.5.295	GCC/13.3.0

(quick links: (all) - 0 - a - b - c - d - e - f - g - h - i - j - k - l - m - n - o - p - q - r - s - t - u - v - w - x - y - z)